1. Altun M, Parvin S, Husrev Cilasun M (2018) Exploiting reversible computing for latent-fault-free error detecting/correcting CMOS circuits. IEEE Access 6
2. Nagamani AN, Nayak AS, Nanditha N, Agrawal VK. A genetic algorithm based heuristic method for test set generation in reversible circuits. IEEE Trans Comput Aided Des Integr Circ Syst
3. Chaves JF, Ribeiro MA, Torres FS, Vilela Neto OP (2019) Designing partially reversible field coupled nanocomputing circuits. IEEE Trans Nanotechnol 18
4. Gaur HM, Singh AK, Ghanekar U. Design of reversible arithmetic logic unit with built-in testability. IEEE J Des Test
5. Gaur HM, Singh AK, Ghanekar U. Testable design of reversible circuits using parity preserving gates. IEEE J Des Test