1. Abdellatif I, Mohamed E, Low-power digital VLSI design, circuits and systems. Kluwer Academic Publishers, pp 428–450
2. Weste NH, Eshraghian K, Principles of CMOS VLSI design—a systems perspective, 3rd edn. Pearson Edition Pvt Ltd, pp 345–356
3. Baugh CR, Wooley BA, A two’s complement parallel array multiplication algorithm. IEEE Trans Comput 22:1045–1047
4. Wallace, A suggestion for a fast multiplier. IEEE Trans Electron Comput EC-13:14–17; Waters RS, Swartzlander EE, A reduced complexity Wallace multiplier reduction. IEEE Trans Comput 59(8):1134–1137
5. Tevatia P, Gunjan VK, Rao AA (2012) Crawling the website deeply: deep page crawling. Int J Adv Res Comput Sci 3(2)