1. Rabaey, J. M. (2001). Digtal integrated circuits—a design perspective. Upper Saddle River, NJ: Prentice-Hall.
2. Agarwal, T. K., Sawhney, A., Kureshi, A. K., & Hasan, M.: Performance comparison of static CMOS and MCML gates in sub- threshold region of operation for 32 nm CMOS technology. In Proceedings of the International Conference on Computer and Communication Engineering (pp. 284–287). Malaysia, 2008.
3. Gupta, K., Pandey, N., & Gupta, M. (2010). A novel active shunt-peaked MCML-based high speed four-bit ripple-carry adder. In Proceedings of IEEE International Conference on Computer and Communication Technology (pp. 285–289).
4. Kim, J. B. (2009). Low-power MCML circuit with sleep-transistor. In IEEE Proceedings 2009.
5. Amer, S.H., Emara, A.S., Mohie El-Din, R., Fouad, M.M., Madian, A.H., Amer, H.H., Abdelhalim, M.B., & Draz, H.H. (2014). Testing current mode two- input logic gates. In IEEE CCECE 2014. Toronto, Canada.