Publisher
Springer Nature Singapore
Reference13 articles.
1. Yadav S, Laxmi V, Gaur MS, Kapoor HK (2019) Late breaking results: improving static power efficiency via placement of network demultiplexer over control plane of router in multi-NoCs. In: 56th International conference on design automation conference (DAC). In: ACM/EDAC/IEEE, Las Vegas, NV, US, pp 1–2
2. Yadav S, Raj R (2021) Power efficient network selector placement in control plane of multiple networks-on-chip. J Supercomput, pp 1–32
3. Yadav S, Laxmi V, Gaur MS, Bhargava M (2015) C$$^2$$-DLM: cache coherence aware dual link mesh for on-chip interconnect. In: 19th IEEE International symposium on VLSI design and test, Ahmedabad, pp 1–2
4. Shruti J, Yadav RS (2016) Multicore processor: internal structure, architecture, issues, challenges, scheduling strategies and performance. In: 11th International conference on industrial and information systems (ICIIS), pp 381-386. IEEE
5. Ahmed RE, Dhodhi MK (2011) Directory-based cache coherence protocol for power-aware chip-multiprocessors. In: 2011 24th Canadian conference on electrical and computer engineering (CCECE), pp 001036–001039. IEEE
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献