1. Peir, J.K., Hsu, W.W. and Smith, A.J.: Functional implementation techniques for CPU cache memories. IEEE Comput. 48, 100–110 (1999)
2. Tuominen, J., Santti, T., Plosila, J.: Comparative study of synthesis for asynchronous and synchronous cache controllers. In: IEEE Norchip Conference, pp. 11–14, March 2006
3. Guillory, S.S., Saab, D.G., Yang, A.: Fault modeling and testing of self-timed circuits. In: IEEE Chip-to-System Test Concerns for the 90’s, pp. 62–66, April 1991
4. Li, J.-F.: Testing ternary content addressable memories with comparison faults using march-like tests. IEEE Comput.-Aided Des. Integr. Circ. Syst. 26(5), pp. 919–931 (2007)
5. Cheng, K.H., Wei, C.H., Jiang, S.Y.: Static divided word matching line for low-power content addressable memory design. In: IEEE Circuits and Systems ISGAS, vol. 2, pp. 629–632 May 2004