Modeling and Analysis of Low Power High-Speed Phase Detector and Phase Frequency Detector Using Nano Dimensional MOS Transistors at 16 nm, 22 nm, 32 nm-Reference-Cited by-同舟云学术

Modeling and Analysis of Low Power High-Speed Phase Detector and Phase Frequency Detector Using Nano Dimensional MOS Transistors at 16 nm, 22 nm, 32 nm

Published:2022-12-01 Issue: Volume: Page:1-11
ISSN:1876-1100
Container-title:Lecture Notes in Electrical Engineering
language:
Short-container-title:

Author:

Valasa Sresta^ORCID,Tayal Shubham^ORCID

Publisher

Springer Nature Singapore

Link

https://link.springer.com/content/pdf/10.1007/978-981-19-6780-1_1

Reference23 articles.

1. Garg, S. K., & Singh, B. (2016). A novel design of an efficient low power phase frequency detector for delay locked loop. In 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (pp. 1–4). Delhi: IEEE.

2. Thakore, K. P., Shah, K., & Devashrey, N. M. (2019). Design and implementation of low power phase frequency detector for phase lock loop. In 2019 3rd International Conference on Computing Methodologies and Communication (pp. 644–647). Erode: IEEE.

3. Valasa, S., Shinde, J. R., Ramji, D. R., & Avunoori, S. (2021). A power and delay efficient circuit for CMOS phase detector and phase frequency detector. In 2021 6th International Conference on Communication and Electronics Systems (pp. 77–82). Coimbatore: IEEE.

4. Khare, K., Khare, N., Deshpande, P., & Kulhade, V. (2008). Phase frequency detector of delay locked loop at high frequency. In 2008 IEEE International Conference on Semiconductor Electronics (pp. 113–116). Johor Bahru, Malaysia: IEEE.

5. Chen, W. H., Inerowicz, M. E., & Jung, B. (2010). Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Transactions on Circuits and Systems II: Express Briefs., 57(12), 936–940.