1. Rajalakshmi, P., & Joseph, S. (2013). A heuristic approach for vlsi floorplanning. In IJCA Proceedings on International Conference on Innovations in Intelligent Instrumentation, Optimization and Electrical Sciences ICIIIOES (No. 13, pp. 1–6).
2. Wong, D. F., & Liu, C. L.: A new algorithm for floorplan design. In 23rd ACM/IEEE Design Automation Conference (pp. 101–107). Las Vegas, NV, USA.
3. Onodera, H., Taniguchi, Y., & Tamaru, K. (1991). Branch-and-bound placement for building block layout. In Proceedings of ASP-DAC/VLSI Design 2002. 28th ACM/IEEE Design Automation Conference (pp. 433–439). San Francisco, CA, USA.
4. Murata, H., Fujiyoshi, K., Nakatake, S., & Kajitani, Y. (1995). Rectangle-packing-based module placement. In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) (pp. 472–479). San Jose, CA, USA.
5. Kang, M., & Dai, W. W.-M. (1997) General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure. In Proceedings of ASP-DAC ’97: Asia and South Pacific Design Automation Conference (pp. 265–270). Chiba, Japan