1. Yu H, Inoue Y, Han Y (2005) A new high-speed low voltage charge pump for PLL applications. In: ASICON2005, 6th international conference on ASIC, October 2005. IEEE
2. Heedley P (2015) EEE232 Class Notes (Unpublished). California State University Sacramento
3. Razavi B (2002) Design of analog CMOS integrated circuits, Chap. 15. Tata-McGraw Hill, pp 532–578
4. Wolaver DH (2015) Phase locked loop circuit design, Chap. 4. Prentice Hall, pp 47–80
5. Chou C-P, Lin Z-M, Chen J-D (2004) A 3-PS dead-zone double- edge-checking phase-frequency-detector with 4.78 GHz operation frequency. In: The 2004 IEEE Asia-Pacific conference on circuits and systems conference, vol 2, 937–940