1. E. Weste, “Principles of CMOS VLSI Design, A System Perspective. Upper Saddle River,” NJ: Pearson Education, 2003, ch. 2.
2. M. I. Current, S. W. Bedell, I. J. Malik, L. M. Feng, and F. J. Henley, “What is the future of sub-100 nm CMOS: Ultra shallow junctions or ultrathin SOI?,” Solid State Technol., vol. 43, pp. 66–77, 2000.
3. Balestra, M. Benachir, J. Brini, and G. Ghibaudo, “Analytical models of subthreshold swing and threshold voltage for thin- and ultrathin-film SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 37, pp. 2303–2311, 1990.
4. Y. Taur, “Analytical solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs,” IEEE Trans. Electron Devices, vol. 48, no. 12, pp. 2861–2869, 2001.
5. S. Spedo and C. Fiegna, “Comparison of and asymmetric double-gate MOSFETs-tunneling currents and hot electrons,” in Proc. IEEE semiconductor device Res. Symp, pp. 601–604, 2002.