1. Mamatha S (2013) Energy efficient SRAM. Doctoral dissertation, IIIT, Hyderabad
2. Jadav S, Vikrant (2012) Design and performance analysis of ultra low power 6T SRAM using adiabatic technique. Int J VLSI Des Commun Syst (VLSICS) 3(3)
3. Kumar R, Choudhary S (2014) Simulation of 6T SRAM at 90 nm and 180 nm technology and study the effect of scaling on read and write operation. Adv Res Electr Electron Eng 1(4)
4. Chhillar M, Yadav G (2013) Average and static power analysis of a 6T and 7T SRAM bit-cell at 180 nm, 90 nm, and 45 nm CMOS technology for a high speed SRAMs. DOI: 02.AETAEE.2013.4.510, Association of Computer Electronics and Electrical Engineers, 2013
5. Kumar R, Choudhary S (2014) Simulation of 6T SRAM at 90 nm and 180 nm technology and study the effect of scaling on read and write operation. Adv Res Electr Electron Eng 1(4)