Author:
Gupta Kirti,Pandey Neeta,Gupta Maneesha
Reference14 articles.
1. M. Alioto, G. Palumbo, Model and Design of Bipolar and MOS Current-Mode logic (CML, ECL and SCL Digital Circuits) (Kluwer Academic Publications, 2005)
2. A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, F. Masuoka, 0.18-μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation. IEEE J. Solid-State Circ. 36(6), 988–996 (2001)
3. A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, F. Masuoka, A 10-Gb/s multiplexer/demultiplexer IC in 0.18 μm CMOS using current mode logic with tolerance to threshold voltage fluctuation, in Proceedings of IEEE International Conference on Solid-State Circuits (San Francisco, 2000), pp. 62–63
4. H. Hassan, M. Anis, M. Elmasry, Low power multi-threshold MCML: analysis, design and variability. Microelectr. J. 37(10), 1097–1104 (2006)
5. H. Hassan, M. Anis, M. Elmasry, Analysis and design of low-power multi-threshold MCML, in Proceedings of the IEEE International Conference on System-on-Chip (2004), pp. 25–29