Author:
Narnolia Vishal,Jana Uddipto,Saha Tufan
Reference21 articles.
1. Bhandarkar, D., Clark, D.W.: Performance from architecture: comparing a RISC and a CISC with similar hardware organization. In: ACM SIGARCH Computer Architecture News, vol. 19, no. 2, pp. 310–319. ACM (1991, April)
2. Dennis, J.B., Gao, G.R.: An efficient pipelined dataflow processor architecture. In: Proceedings of the 1988 ACM/IEEE Conference on Supercomputing, pp. 368–373. IEEE Computer Society Press (1988, November)
3. Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling. In: 32nd International Symposium on Computer Architecture (ISCA’05), pp. 408–419. IEEE (2005, June)
4. Owens, J.D., Houston, M., Luebke, D., Green, S., Stone, J.E. and Phillips, J.C.: GPU computing (2008)
5. Anagnostopoulos, P.C., Michel, M.J., Sockut, G.H., Stabler, G.M., van Dam, A.: Computer architecture and instruction set design. In: Proceedings of the June 4–8, 1973, National Computer Conference and Exposition, pp. 519–527. ACM (1973, June)