1. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. (IEEE) 5, 850–862 (2020)
2. V.G. Oklobdzija, D. Villeger, S.S. Liu, Method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach. IEEE Trans. Comput. (IEEE) 4, 249–306 (2020)
3. S. Vaidya, D. Dandekar, Delay-power performance comparison of multipliers in VLSI design circuit. Int. J. Comput. Networks Commun. (IJCNC) 2, 440–690 (2020)
4. S.S. Demirsoy, I. Kale, A.G. Dempster, Efficient implementation of digital filters using novel re-configurable multiplier blocks, in Proceedings—38th Asilomar Conference on Signals, Systems and Computers (Nov. 2004), vol. 1, pp. 461–464 (2012)
5. R.S. Waters, E.E. Swartzlander, A reduced complexity wallace multiplier reduction. IEEE Trans. Comput. 59(8), 1134–1137 (2012)