Author:
Wang Yanwei,Li Bingbing,Lu Lu,Wang Jiangwei,Li Rengang,Kan Hongwei
Publisher
Springer Nature Singapore
Reference19 articles.
1. Asanović, K., Patterson, D.A.: Instruction sets should be free: the case for RISC-V. In: EECS Department, University of California, Berkeley, Technical report UCB/EECS-2014-146 (2014)
2. Bragança, L., et al.: Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms. In: Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 97–104 (2018)
3. Collange, C.: Simty: generalized SIMT execution on RISC-V. In: CARRV 2017–1st Workshop on Computer Architecture Research with RISCV, vol. 6, p. 6 (2017)
4. Elsabbagh, F., et al. : Vortex: OpenCL compatible RISC-V GPGPU. In: arXiv preprint arXiv:2002.12151 (2020)
5. Jääskeläinen, P., et al.: PoCL: a performance-portable OpenCL implementation. Int. J. Parallel Prog. 43, 752–785 (2015)