Author:
Gerofi Balazs,Ishikawa Yutaka,Riesen Rolf,Wisniewski Robert W.
Reference16 articles.
1. BDEC Committee. (2017). The BDEC “Pathways to convergence” report. http://www.exascale.org/bdec/.
2. Boku, T., Itakura, K., Nakamura, H., & Nakazawa, K. (1997). CP-PACS: A massively parallel processor for large scale scientific calculations. In Proceedings of ACM 11th International Conference on Supercomputing, Vienna, Austria (pp. 108–115).
3. Brightwell, R., Hudson, T., Riesen, R., & Maccabe, A. B. (1999). The Portals 3.0 message passing interface. Technical report SAND99-2959, Sandia National Laboratories.
4. Fujii, H., Yasuda, Y., Akashi, H., Inagami, Y., Koga, M., Ishihara, O., et al. (1997). Architecture and performance of the Hitachi SR2201 massively parallel processor system. In Proceedings of IEEE 11th International Symposium on Parallel Processing (IPPS97) (pp. 233–241).
5. Gerofi, B., Takagi, M., Hori, A., Nakamura, G., Shirasawa, T., & Ishikawa, Y. (2016). On the scalability, performance isolation and device driver transparency of the IHK/McKernel hybrid lightweight kernel. 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS) (pp. 1041–1050)