1. G. Theodoridis, D. Soudris and S. Vassiliadis.: A Survey of Coarse—Grain Reconfigurable Architectures and Cad Tools. S. Vassiliadis, D. Soudris (Eds.), Springer, Fine and Coarse Grain Reconfigurable Computing, pp. 3–149, (2007).
2. H. Singh, M. H. Lee, Guangming LU, F. J. Kurdahi, N. Bagherzadeh and E. M. Filho: Morphosys: An Integrated Reconfigurable system for Data-parallel and Computation- intensive applications. in computers, IEEE Trans, Vol. 49, no. 5, p. 465, May (2000).
3. Galanis. M, Theodoridis. G, Tragoudas. S and Goutis. C.: A high performance data path for synthesizing DSP kernels. in comp.-Aided Desg. Integ. circuits syst., Vol. 25, no. 6, pp. 1154–1163, June (2006).
4. Lodi. A, Toma. M, Campi. F, Cappelli. A, Canegallo. R and Guerrieri. R.: A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications. In Solid State Circuits, IEEE journal, Vol. 38, no. 11, Nov (2003).
5. Peter A. Milder, Franz Franchetti, james C. Hoe and Puschel. M.: Formal Datapath Representation and Manipulation for implementing DSP Transforms. in DAC, (2008).