Author:
Shahbaz Hussain Md.,Kandpal Jyoti,Hasan Mohd,Guha Koushik
Publisher
Springer Nature Singapore
Reference24 articles.
1. A.P. Chandrakasan, S. Sheng, R.W. Brodersen, Low-power CMOS digital design. IEICE Trans. Electron. 75(4), 371–382 (1992)
2. M. Agostinelli, M. Alioto, D. Esseni, L. Selmi, Leakage–delay tradeoff in FinFET logic circuits: a comparative analysis with bulk technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(2), 232–245 (2009)
3. Y. Zhixi, H. Jie, F. Lombardi, Transmission gate-based approximate adders for inexact computing, in Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15) (2015)
4. R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circ. 32(7), 1079–1090 (1997). https://doi.org/10.1109/4.597298
5. D. Radhakrishnan, Low-voltage low-power CMOS full adder. Proc. IEEE Circ. Devices Syst. 48(1), 19–24 (2001). https://doi.org/10.1049/ip-cds:20010170