Author:
Gupta Priti,Jana Sanjay Kumar
Reference22 articles.
1. Sumi, Y., Tsukutani, T., Higashimura, M., Fukui, Y.: Electronically Tunable low-pass filter in PLL frequency synthesizer. In: IEEE International Vehicle Electronics Conference, Sept 2001, pp. 55–59
2. Musch, T., Gerding, M., Schiek, B.: A phase-locked-loop concept for the generation of two RF-signals with a small frequency offset. IEEE Trans. Instrum. Meas. 54(2), 709–712 (2005)
3. Cao, Z., Li, Y., Ya, S.: A 0.4 ps RMS-Jitter 1–3 GHz ring-oscillator PLL using phase-noise preamplification. IEEE J. Solid-State Circuits 43(9), 2079–2089 (2008)
4. Oskooei, M.S., Masoumi, N., Kamarei, M.: A 5.2 mW 240–550 MHz continuous-time low-pass filter and VGA for a UWB receiver in 0.18 µm CMOS process. Analog Integr. Circ. Sig. Process 56(3), 185–197 (2008)
5. Li, S., Hsieh, H., Lu, L.H.: A 10 GHz phase-locked loop with a compact low-pass filter in 0.18 µm CMOS. IEEE Microw. Wirel. Compon. Lett. 19(10), 659–661 (2009)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献