1. M.D. Aagaard, R.B. Jones, and R. Kaivola, “Formal verification of iterative algorithms in microprocessors,” in DAC 2000. ACM, 2000.
2. M.D. Aagaard and C.-J.H. Seger, “The formal verification of a pipelined double-precision IEEE floating-point multiplier,” in ICCAD, IEEE, Nov. 1995, pp. 7–10.
3. A.T. Abdel-Hamid, “A hierarchical verification of the IEEE-754 table-driven floating-point exponential function using HOL,” Master’s thesis, Dept. Electrical and Computer Engineering, Concordia University, Montréal, Québec, Canada, 2001.
4. A.T. Abdel-Hamid, S. Taher, and J. Harrison, “Table-driven floating-point exponential function using HOL,” in R.J. Boulton and P.B. Jackson (Eds.), TPHOLs 2001: Supplemental Proceedings, 2001, Informatics Research Report EDI-INF-RR-0046, Univ. Edinburgh, UK.
5. G. Barrett, “Formal methods applied to a floating-point number system,” IEEE Transactions on Software Engineering, Vol. 15, No. 5, pp. 611–621, 1989.