Author:
Sethi Divjyot,Mahajan Yogesh,Malik Sharad
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Theoretical Computer Science,Software
Reference16 articles.
1. Apt KR, Kozen DC (1986) Limits for automatic verification of finite-state concurrent systems. Inf Process Lett 22(6):307–309. doi: 10.1016/0020-0190(86)90071-2
2. Ball T, Chaki S, Rajamani SK (2001) Parameterized verification of multithreaded software libraries. In: TACAS 2001: proceedings of the 7th international conference on tools and algorithms for the construction and analysis of systems. Springer, London, pp 158–173
3. Bultan T, Gerber R, Pugh W (1996) Symbolic model checking of infinite state programs using Presburger arithmetic. In: Proceedings of international conference on computer aided verification. Springer, Berlin, pp 400–411
4. Cai L, Gajski D (2003) Transaction level modeling: an overview. In: CODES + ISSS ’03: proceedings of the 1st IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis. ACM, New York, pp 19–24. doi: 10.1145/944645.944651
5. Chen X, German SM, Gopalakrishnan G (2007) Transaction based modeling and verification of hardware protocols. In: FMCAD ’07: proceedings of the formal methods in computer aided design. IEEE Comput Soc, Washington, pp 53–61. doi: 10.1109/FMCAD.2007.37