Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Modeling and Simulation,Control and Systems Engineering
Reference26 articles.
1. Abdulla PA, Deneux J, Ouaknine J, Quaas K, Worrell J (2008) Universality analysis for one-clock timed automata Fundam. Informaticae 89(4):419–450
2. Alur R, Courcoubetis C, Dill D (1993) Model-checking in dense real-time. Inf Comput 104(1):2–34
3. Boucheneb H, Gardey G, Roux OH (2009) TCTL model checking of time Petri nets. J Log Comput 19(6):1509–1540
4. Bouyer P, Larsen KG, Nicolas M (2008) Model checking one-clock priced timed automata. Logical Methods in Computer Science 4(2)
5. Brayton RK (2020) Berkeley logic synthesis and verification group. ABC: a system for sequential synthesis and verification, release 70930
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Features and Application of Deterministic Analytical Modeling;Deterministic and Stochastic Approaches in Computer Modeling and Simulation;2023-10-06