1. Dennard R H, Gaensslen F H, Kuhn L, et al. Design of Micron MOS Switching Devices. In: International Electron Devices Meeting, IEEE, 1972, 18: 168–170
2. Pop E. Energy dissipation and transport in nanoscale devices. Nano Res, 2010, 3: 147–169
3. Pollack F. Intel 1999. In: The International Technology Roadmap for Semiconductors, 2005
4. Wang Y Y, Wang Y W. The road of development for integrated circuits in mainland china (in Chinese). Beijing: Science Press, 2008. 244
5. Mistry K, Allen C, Auth C, et al. A 45 nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging. In: International Electron Devices Meeting, IEEE, 2007. 247–250