Automated design space exploration for FPGA-based heterogeneous interconnects-Reference-Cited by-同舟云学术

Automated design space exploration for FPGA-based heterogeneous interconnects

Published:2014-03-15 Issue:3-4 Volume:18 Page:157-170
ISSN:0929-5585
Container-title:Design Automation for Embedded Systems
language:en
Short-container-title:Des Autom Embed Syst

Author:

Cilardo A.,Fusella E.,Gallo L.,Mazzeo A.,Mazzocca N.

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Software

Link

http://link.springer.com/content/pdf/10.1007/s10617-014-9134-9.pdf

Reference32 articles.

1. Ogras UY, Hu J, Marculescu R. (2005) Key research problems in NoC design: a holistic perspective. In: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, ACM, pp 69–74

2. Pande PP, Grecu C, Jones M, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. Comput IEEE Trans 54(8):1025–1040

3. Gerstlauer A, Haubelt C, Pimentel AD, Stefanov TP, Gajski DD, Teich J (2009) Electronic system-level synthesis methodologies. IEEE Trans Comput-Aided Des Integr Circuit Syst 28(10):1517–1530

4. Cilardo A, Gallo L, Mazzocca N, Mazzeo A. (2013) Efficient and scalable OpenMP-based system-level design. In: Design, Automation and Test in Europe Conference DATE’13

5. Cilardo A, Gallo L, Mazzocca N (2013) Design space exploration for high-level synthesis of multi-threaded applications. J Syst Archit 59(10):1171–1183

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. OFL: A Language for Cloud Orchestration;2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC);2017-12