Author:
Kolagar Fatemeh Mohseni,Miar-Naimi Hossein
Publisher
Springer Science and Business Media LLC
Reference15 articles.
1. Alexander J. D. H.: Clock recovery from random binary data, Electron. Lett. 11, 541–542 (1975)
2. Walker, R.C.: Designing bang–bang PLLs clock and data recovery in serial data transmission systems, in phase locking in high-performance systems. In: Razavi, B. (ed.) Piscataway, IEEE Press (2003)
3. Savoj, J.; Razavi, B.: A 10-Gb/s CMOS clock-and-data recovery circuit with a half-rate binary phase/frequency detector. IEEE J. Solid State Circuits 38(1), 13–21 (2003)
4. Lee J., Kundert K., Razavi B.: Analysis and modeling of bang–bang clock and data recovery circuits. IEEE J. Solid State Circuits 39(9), 1571–1580 (2004)
5. Savoj, J.; Razavi, B.: “High Speed Cmos Circuits for Optical Receivers” (2001)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献