Design and analysis of low power 8-bit ALU on reversible logic for nanoprocessors-Reference-Cited by-同舟云学术

Design and analysis of low power 8-bit ALU on reversible logic for nanoprocessors

Published:2018-10-13 Issue: Volume: Page:
ISSN:1868-5137
Container-title:Journal of Ambient Intelligence and Humanized Computing
language:en
Short-container-title:J Ambient Intell Human Comput

Author:

Amirthalakshmi T. M.,Raja S. Selvakumar

Publisher

Springer Science and Business Media LLC

Subject

General Computer Science

Link

http://link.springer.com/content/pdf/10.1007/s12652-018-1074-y.pdf

Reference39 articles.

1. AnanthaLakshmi AV, Sudha GF (2013) An efficient implementation of a reversible single precision floating point multiplier using 4:3 compressor. In: Elsevier, Proc. of Int. Conf. on advances in information technology and mobile communication, pp 229–238

2. Bennett CH (1973) Logical reversibility of computation. IBM J Res Devel 17(6):525–532

3. Bommi RM (2016) Circuit design and CNTFET implementation of ultra adder. Austral J Basic Appl Sci 10(1):214–218

4. Deng G, Chen C (2013) Binary multiplication using hybrid MOS and multi-gate single-electron transistors. IEEE Trans Very Large Scale Integr (VLSI) Syst 21(9):1573–1582

5. Dhulipalla L, Deepak A (2011) Design and implementation Of 4-bit ALU using FINFETS for nano scaletechnology. In: IEEE international conference on nanoscience, engineering and technology, pp 190–195; https://doi.org/10.1109/ICONSET.2011.6167951

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Comparative Energy & Hardware Analysis on Implementation of 8-Bit ALU Using Different FPGAs Families;2023 6th International Conference on Contemporary Computing and Informatics (IC3I);2023-09-14

2. Implementation of N-Bit ALU using quantum dot cellular automata based reversible logic method;INTERNATIONAL CONFERENCE ON RESEARCH IN SCIENCES, ENGINEERING & TECHNOLOGY;2022

3. Efficient Implementation of Cryptographic Arithmetic Primitives Using Reversible Logic and Vedic Mathematics;Journal of The Institution of Engineers (India): Series B;2021-01-08

4. Implementation of Low Area ALU Using Reversible Logic Formulations;Intelligent Manufacturing and Energy Sustainability;2021

5. A novel reversible ternary coded decimal adder/subtractor;Journal of Ambient Intelligence and Humanized Computing;2020-09-01