1. G. Chinn, K. A. Grajski, C. Chen, C. Kuszmaul, and S. Tomboulian, “Systolic Array implementations of Neural Nets on the MasPar MP-1 Massively Parallel Processor”, International Conference Neural Networks, vol. 2, pp 169–173, San Diego, 1990
2. L. Chu and W. Wah “Optimal mapping of Neural-Network Learning on Message-Passing Multicomputers”, Journal of Parallel and Distributed Computing, vol. 14, pp-319–339, 1992
3. J. Chung, H. Yoon, and S. R. Maeng, “A systolic Array Exploiting the Inherent Parallelisms of Artificial Neural Networks”, International Conference on Parallel Processing, vol. 1, pp 652–653, 1991
4. T. G. Clarkson, C. K. Ng, and Y. Guan, “The pRAM: An Adaptive VLSI Chip”, IEEE Transactions on Neural Networks, vol. 4, no. 3, pp 408–411, May 1993
5. A. El-Amawy, and P. Kulasinghe, “Algorithmic Mapping of Feedforward Neural Networks onto Multiple Bus Systems”, IEEE transactions on Parallel and Distributed Systems, vol. 8, ppl30–136, Feb. 1997