1. Bednarski, A.: Integrated Optimal Code Generation for Digital Signal Processors. PhD thesis, Linköpings universitet, Linköping, Sweden (June 2006)
2. Chang, C.-M., Chen, C.-M., King, C.-T.: Using integer linear programming for instruction scheduling and register allocation in multi-issue processors. Computers Mathematics and Applications 34(9), 1–14 (1997)
3. Davidson, E.S., Shar, L.E., Thomas, A.T., Patel, J.H.: Effective control for pipelined computers. In: Proc. Spring COMPCON 1975 Digest of Papers, February 1975, pp. 181–184. IEEE Computer Society Press, Los Alamitos (1975)
4. Fraser, C.W., Hanson, D.R.: A Retargetable C Compiler: Design and Implementation. Addison-Wesley Publishing Company, Reading (1995)
5. Gebotys, C.H., Elmasry, M.I.: Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis. In: DAC 1991: Proceedings of the 28th conference on ACM/IEEE design automation, pp. 2–7. ACM Press, New York (1991)