Author:
Launders Siobhán,Doyle Colin,Cooper Wesley
Publisher
Springer Berlin Heidelberg
Reference10 articles.
1. Wolff, F.G., Knieser, M.J., Weyer, D.J., Papachristou, C.A.: High-Level Low Power FPGA Design Methodology. In: NAECON 2000: IEEE National Aerospace and Electronics Conference, Dayton, OH, October 2000, pp. 554–559 (2000)
2. Chen, C.-S., Hwang, T.-T., Liu, C.L.: Low Power FPGA Design - A Re-engineering Approach. In: DAC-34: ACM/IEEE Design Automation Conference, Anaheim, CA, June 1997, pp. 656–661 (1997)
3. Hwang, J.-M., Chiang, F.-Y., Hwang, T.-T.: A Re-engineering Approach to Low Power FPGA Design Using SPFD. In: DAC-35: ACM/IEEE Design Automation Conference, San Francisco, CA, June 1998, pp. 722–725 (1998)
4. Kumthekar, B., Benini, L., Macii, E., Somenzi, F.: Power Optimisation of FPGA-based designs without rewiring. IEE Proceedings on Computers and Digital Techniques 147(3), 167–174 (2000)
5. Doyle, C., Launders, S.: A Circuit Clustering Technique Aimed at Reducing the Total Amount of Interconnect Resource used in an FPGA. In: Proceedings of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, Stará Lesná, Slovakia, April 18-21, pp. 211–214 (2004)