Author:
Velev Miroslav N.,Bryant Randal E.
Publisher
Springer Berlin Heidelberg
Reference21 articles.
1. S. Berezin, A. Biere, E. M. Clarke, and Y. Zhu, “Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification,” FMCAD’98 (appears in this publication).
2. S. Bose, and A.L. Fisher, “Verifying Pipelined Hardware Using Symbolic Logic Simulation,” International Conference on Computer Design, October 1989, pp. 217–221.
3. R. E. Bryant, “Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams,” ACM Computing Serveys, Vol. 24, No. 3 (September 1992), pp. 293–318.
4. Lect Notes Comput Sci;R. E. Bryant,1997
5. Lect Notes Comput Sci;J. R. Burch,1994
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献