1. B. Levy, I. Filippenko, L. Marcus, and T. Menas. Using the state delta verification system (SDVS) for hardware verification. InProc. of the International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience, pages 337?360, Nijmegen, June 1992. IFIP TC10/WG 10.2, North-Holland.
2. B.C. Brock, W.A. Hunt, and W.D. Young. Introduction to a formally defined hardware description language. InProc. of the International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience, pages 3?35, Nijmegen, June 1992. IFIP TC10/WG 10.2, North-Holland.
3. R. Camposano. Behavior-preserving transformations for high-level synthesis. In M. Leeser and G. Brown, editors,Proc. of Mathematical Sciences Institute Workshop: Specification, Verification and Synthesis: Mathematical Aspects, pages 106?128, July 1989.
4. D. Borrione, L.V.Pierre, and A.M. Salem. Formal verification of VHDL descriptions in the Prevail environment.IEEE Design & Test of Computers, pages 42?55, June 1992.
5. D. Boussebha, N. Giambiasi, and H. Magnier. Temporal verification of behavioral descriptions in VHDL. InEuropean Design Automation Conference, pages 692?697, Hamburg, Germany, 1992. IEEE.