1. H. M. Deitel An Introduction to OPERATING SYSTEMS Addison–Wesley Publ. Co.., World Student Series, ISBN 0–201–14502–2, 1984, Kapitel 8
2. D. C. Wyland
CACHE TAG RAM CHIPS SIMPLIFY CACHE MEMORY DESIGN
3. Integrated Device Technology, Application Note AN-07, Deutscher Distributor: SCANTEC GmbH BehringstraBe 10, 8033 Planegg
4. J. Archibald, J-L. Baer Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model ACM Trans. on Comp. Syst. Vol. 4 No. 4 (Nov. 86), Seite 273–298
5. S. J. Frank Tightly coupled multiprocessor system speeds memory-access time Electronics, 12. Jan. 84, Seite 164–169