1. E.P. Hsieh et al., ?Delay Test Generation?Proc. 14th ACM/IEEE Design Automation Conf., June 1977, pp. 486?491.
2. J.P. Lesser and J.J. Shedletsky, ?An Experimental Delay Test Generator for LSI Logic,?IEEE Transactions on Computers, Vol. C-29, pp. 235?248, March 1980.
3. Y.K. Malaiya and R. Narayanswamy, ?Testing for Timing Faults in Synchronous Sequential Integrated Circuits,?Proc. IEEE International Test Conf., October 1983, pp. 560?571.
4. T. Hayashi et al., ?A Delay Test Generator for Logic LSI,?Proc. 14th IEEE International Fault Tolerant Computing Symp., June 1984, pp. 146?149.
5. K.D. Wagner, ?The Error Latency of Delay Faults in Combinational and Sequential Circuits,?Proc. IEEE International Test Conf., November 1985, pp. 334?341.