1. G. Cauwenberghs, et al., An Adaptive CMOS Matrix-Vector Multiplier for Large Scle Analog Hardware Network Applications. Proc. IEEE International Joint Conference on Neural Networks. Seattle: 1991, 507–511.
2. S. Gao, et al., Opt. Lett., 19(1994)24, 2155–2157.
3. Liu Yucheng, et al., Microcomputer Systems: The 8086/8088 Family Architecture, Programming and Design. Englewood Cliffs, NJ: Prentice-Hall, 1984, 229–257.