1. Razavi, B. (2000). Phase locking in high-performance systems. Washington: IEEE Press.
2. Rogers, J., Plett, C., & Dai, F. (2006). Integrated circuit design for high-speed frequency synthesis. Norwood: Artech House.
3. Maniatis, J. G. (1996). Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE Journal of Solid-State Circuits, 31(11), 1723–1732.
4. Esmaeili Taheri, H. (2017). A 4–4.8 GHz adaptive bandwidth, adaptive jitter phase locked loop. Engineering, Technology & Applied Science Research, 7(2), 1473–1477.
5. Wu, T., Hanumolu, P. K., Mayaram, K., & Moon, U. (2009). Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers. IEEE Journal of Solid-State Circuits, 44(2), 427–435.