1. Suvajit, R., Tapas, K. P., Saikat, M., & Radha, R. P. (2018). Two new analog multipliers/dividers employing single current differencing buffer amplifier. International Journal of Electronics and Communications (AEÜ),88(2018), 11–19.
2. Keleş, S., & Kuntman, H. (2011). Four quadrant FGMOS analog multiplier. TJEECS: Turkish Journal of Electrical Engineering and Computer Sciences,19(2), 291–301.
3. Imen, A., Néjib, H., & Kamel, B. (2017). A CMOS current mode four quadrant analog multiplier free from mobility reduction. International Journal of Electronics and Communications (AEÜ),82(2017), 119–126.
4. Mowlavia, S., Baharmastb, A., Sobhia, J., & Koozehkanania, Z. D. (2018). A novel current-mode low-power adjustable wide input range four-quadrant analog multiplier. Integration, the VLSI Journal.
https://doi.org/10.1016/j.vlsi.2018.06.003
.
5. Pesavento, A., & Koch, C. (1999). A wide linear range four quadrant multiplier in subthreshold CMOS. In ISCAS’99, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
https://doi.org/10.1109/iscas.1999.780681
.