An 18–28 GHz dual-mode down-converter IC for 5G applications
-
Published:2024-01-21
Issue:
Volume:
Page:
-
ISSN:0925-1030
-
Container-title:Analog Integrated Circuits and Signal Processing
-
language:en
-
Short-container-title:Analog Integr Circ Sig Process
Author:
Naghavi Saeed,Ryynänen Kaisa,Zahra Mahwish,Korsman Aleksi,Stadius Kari,Kosunen Marko,Unnikrishnan Vishnu,Anttila Lauri,Valkama Mikko,Ryynänen Jussi
Abstract
AbstractEmerging spectrum trends require a higher integration of 5G New Radio Frequency Range 1 (FR1) and Frequency Range 2 (FR2) bands to enhance the availability of spectrum and spectrum-sharing opportunities. To enable the reception of both FR1 and FR2 bands in a seamless hardware entity, we propose combining homodyne and heterodyne architectures. This necessitates the incorporation of a down-converter module that transfers the incoming signals from FR2 bands down to FR1, ensuring compatibility with an FR1 direct-conversion receiver (DCR) for the final signal reception. The primary focus of this paper is the design and implementation of the required integrated down-converter. The module includes an integrated balun, a low-noise amplifier (LNA) with a bypass mode, a dual-mode mixer, and an intermediate frequency (IF) amplifier. The introduced bypass mode helps to further elevate the linearity performance compared to the nominal mode. The bypass mode is designed for joint communication and sensing operation to avoid the compression of the receiver. This work also incorporates a local oscillator (LO) signal distribution network with phase tuning elements using a mixed-signal approach. The circuit is implemented in a 22-nm CMOS process, and the active die area is 0.6 $$\text {mm}^\text {2}$$
mm
2
. The measurements demonstrate that the implemented chip can efficiently perform the required frequency conversion over a wide frequency range of 18–28 GHz. Conversion gain of 4.5–7.5 dB, noise figure of 15–19.7 dB, 1 dB compression point (IP1dB) of − 16 to − 10 dBm, and input third-order intercept point (IIP3) of − 5 to 0 dBm are achieved. The measured IP1 dB and IIP3 for the bypass mode are +0.5 to +4.5 dBm and +8.5 to +10 dBm, respectively.
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference37 articles.
1. 3GPP. (2019). User Equipment (UE) radio transmission and reception; Part 3: Range 1 and Range 2 Interworking operation with other radios (Release 16). 3GPP TS 38.101-3. 2. Lee, J., Han, S., Lee, J., Kang, B., Bae, J., Jang, J., et al. (2019). A Sub-6-GHz 5G new radio RF Transceiver Supporting EN-DC With 3.15-Gb/s DL and 1.27-Gb/s UL in 14-nm FinFET CMOS. IEEE Journal of Solid-State Circuits, 54(12), 3541–3552. https://doi.org/10.1109/JSSC.2019.2938132 3. Zahra, M., Kempi, I., Haarla, J., Antonov, Y., Khonsari, Z., Miilunpalo, T., et al. (2020). A 2-5.5 GHz beamsteering receiver IC with 4-element vivaldi antenna array. IEEE Transactions on Microwave Theory and Techniques, 68(9), 3852–3860. https://doi.org/10.1109/TMTT.2020.2986754 4. Lee, J., Kang, B., Joo, S., Lee, S., Lee, J., Kang, S., Jo, I., Ahn, S., Lee, J., Bae, J. & Ko, W., (2021). A low-power and low-cost 14nm FinFET RFIC supporting legacy cellular and 5G FR1. In Proceeding IEEE international solid-state circuits conference; p. 90–92. 5. Kodak, U., & Rebeiz, GM. (2016). A 42mW 26-28 GHz phased-array receive channel with 12 dB gain, 4 dB NF and 0 dBm IIP3 in 45nm CMOS SOI. In Proceeding IEEE radio frequency integrated circuits symposium (RFIC); p. 348–351.
|
|