1. Serial ATA International Organization. (2011). Serial ATA specification state locator Rev. 3.1.
2. Aoyama, M., et al. (2003). 3Gbps, 5000 ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA. In Digital Symposia VLSI Circuits (pp. 107–110), June, 2003.
3. Kokubo, M., et al. (2005). Spread-spectrum clock generator for serial ATA using fractional PLL controlled by ΔΣ modulator with level shifter. In ISSCC Digest of Technical paper (pp. 160–161), February, 2005.
4. Lee, H. R., Kim O., Ahn G., & Jeong D. K., (2005). A low-jitter 5000 ppm spread-spectrum clock generator for multi-channel SATA transceiver in 0.18 μm CMOS. In IEEE ISSCC, Digest of Technical Papers (pp. 162–163), February, 2005.
5. Pan, J-S., et al. (2006). Fully integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications with n-chip 4-LVDS Channel WSG and 1.5 Gb/s SATA PHY. In IEEE ISSCC, Digest of Technical Paper (pp. 1022–1031), February 2006.