Author:
Li Jinhao,Jiang Jianfei,Wang Qin,Jing Naifeng,Sheng Weiguang,He Guanghui
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference20 articles.
1. Sayal, A., Fathima, S., Nibhanupudi, S. S. T., & Kulkarni, J. P. (2019). 14.4 All-digital time-domain CNN engine using bidirectional memory delay lines for energy-efficient edge computing. In IEEE international solid-state circuits conference (ISSCC) (pp. 228–230).
2. Wang, W., & Buckwalter, J. F. (2016). Source coding and preemphasis for double-edged pulsewidth modulation serial communication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(2), 555–566.
3. Henzler, S. (2010). Time-to-digital converter basics. Time-to-digital converters (pp. 5–18). Dordrecht: Springer.
4. Long, X., Wang, Q., Jiang, J., & Guan, N. (2017). An on-chip circuit for timing measurement of SRAM IP. In 2017 IEEE 12th international conference on ASIC (ASICON) (pp. 569–572).
5. Kim, K. S., Kim, Y. H., Yu, W., & Cho, S. H. (2013). A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier. IEEE Journal of Solid-State Circuits, 48(4), 1009–1017.