Author:
Dhiman Rohit,Chandel Rajeevan
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference31 articles.
1. International Technology Roadmap for Semiconductors (ITRS). http://public.itrs.net .
2. Zangeneh, M., & Joshi, A. (2015). Designing tunable subthreshold logic circuits using adaptive feedback equalization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(3), 884–896.
3. Wang, A., Calhoun, B. H., & Chandrakasan, A. P. (2006). Sub-threshold design for ultra low-power systems. New York: Springer.
4. Calhoun, B. H., Wang, A., & Chandrakasan, A. (2005). Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE Journal of Solid-State Circuits, 40(9), 1778–1786.
5. Deodhar, V. V., & Davis, J. A. (2008). Optimal voltage scaling, repeater insertion, and wire sizing for wave-pipelined global interconnects. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(4), 1023–1030.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献