Author:
Chen Wickham,Gui Ping,Xiu Liming,Yu Bryan
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference24 articles.
1. Chaudhry, I., Kwak, S., Manganaro, G., Sarraj, M., & Viswanathan, T. L. (2000). A Triple 8b, 80MSPS, 3.3 V Graphics Digitizer. In Proceedings of ISCAS 2000, pp. 557–560, May 28–31, 2000.
2. Video Electronics Standards Association. VESA and Industry Standards and Guidlines for Computer Display Monitor Timing(DMT), May 1, 2007.
3. Maneatis, J., Kim, J., McClatchie, I., Maxey, J., & Shankaradas, M. (2003). Self-biased high-bandtwidth low-jitter 1-to-4096 multiplier clock generator PLL. IEEE Journal of Solid-State Circuits, 38(11), 1795–1803.
4. Farjad-Rad, R., Dally, W., Ng, Hiok-Tiaq, Senthinathan, R., Lee, M.-J. E., Rathi, R., et al. (2002). A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips. IEEE Journal of Solid-State Circuits, 37(12), 1804–1812.
5. Chen, W., Gui, P., & Xiu, L. (2009). A low-jitter digital-to-frequency converter based frequency multiplier with large N. In Proceedings of 52nd IEEE international midwest symposium on circuits and systems, pp. 1155–1158.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献