1. Rabiner, L. R., & Gold, B. (1975). Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall.
2. Ayinala, M., et al. (2013). An In-place FFT architecture for real-valued signals. IEEE Transactions on Circuits and Systems II: Express Briefs, 60(10), 652–656.
3. Yin, X., et al. (2016). Resource-efficient Pipelined architectures for radix-2 real-valued FFT with real datapaths. IEEE Transactions on Circuits and Systems II: Express Briefs, 63(8), 803–807.
4. Garrido, M., et al. (2009). A Pipelined FFT architecture for real-valued signals. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(12), 2634–2643.
5. Meher, P. K., et al. (2015). Efficient VLSI architecture for decimation-in-time fast Fourier transform of real-valued data. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(12), 2836–2845.