Author:
Sayadi Mohamad,Farshidi Ebrahim
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference31 articles.
1. Gardner, F. M. (2005). Phaselock techniques (3rd ed.). Hoboken: Wiley.
2. Hwang, I.-C., Song, S.-H., & Kim, S.-W. (2001). A digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition. IEEE Journal of Solid-State Circuits, 36(10), 1574–1581.
3. Lin, J., Haroun, B., Foo, T., Helmick, B., Randall, S., Mayhugh, T., Barr, C., & Kirkpatric, J. (2004). A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process. In 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 04CH37519), pp. 488–541.
4. Ho, Y.-H., & Yao, C.-Y. (2016). A low-jitter fast-locked all-digital phase-locked loop with phase–frequency-error compensation. IEEE Transaction on Very Large Scale Integration Systems, 24(5), 1984–1992.
5. Staszewski, R. B., Wallberg, J., Rezeq, S., Eliezer, O., Vemulapalli, S., Staszewski, R., et al. (2005). All-digital PLL and GSM, edge transmitter in 90 nm CMOS”, in ISSCC. IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005(2005), 316–318.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献