Author:
Park Hye-Lim,Choi Min-Ho,Nam Sang-Pil,An Tai-Ji,Lee Seung-Hoon
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference17 articles.
1. Kim, Y. J., et al. (2009). A 9.43-ENOB 160MS/s 1.2 V 65 nm CMOS ADC based on multi-stage amplifiers. In Proceedings of the CICC (pp. 271–274).
2. Lee, Z. M., Wang, C. Y., & Wu, J. T. (2007). A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration. IEEE Journal of Solid-State Circuits, 42(10), 2149–2160.
3. Sankary, K. E., & Sawan, M. (2006). 10-b 100-MS/s two-channel time-interleaved pipelined ADC. In Proceedings of the CICC (pp. 217–220).
4. Jamal, S. M., Fu, D., Chang, N. C., Hurst, P. J., & Lewis, S. H. (2002). A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE Journal of Solid-State Circuits, 37(12), 1618–1627.
5. Camarero, D., Kalaia, K. B., Naviner, J. F., & Loumeau, P. (2008). Mixed-signal clock-skew calibration technique for time-interleaved ADCs. IEEE Transactions on Circuits and Systems I, 55(11), 3676–3687.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献