Author:
Song Junyoung,Hwang Sewook,Kim Chulwoo,Bae Sang-Geun
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference6 articles.
1. Kim, J., et al. (2002). Adaptive supply serial links with sub-1-V operation and per-pin clock recovery. IEEE Journal of Solid-State Circuits, 37(11), 1403–1413.
2. Wong, K.-L., et al. (2004). A 27-mW, 3.6-Gb/s I/O transceiver. IEEE Journal of Solid-State Circuits, 39(4), 602–612.
3. Buckwalter, James F., et al. (2006). Phase and amplitude pre-emphasis techniques for low-power serial links. IEEE Journal of Solid-State Circuits, 41(6), 1391–1399.
4. Rylov, S., et al. (2005). 10 + Gb/s 90-nm CMOS serial link demo in CBGA package. IEEE Journal of Solid-State Circuits, 40(9), 1987–1991.
5. Bichan, M., et al. (2007). A 6.5 Gb/s backplane transmitter with 6-tap FIR equalizer and variable tap spacing, IEEE Custom Integrated Circuits Conference (pp. 611–614). San Jose, CA, USA.