Author:
Zwerger Michael,Graeb Helmut
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference12 articles.
1. Zwerger, M., & Graeb, H. (2012). Short-circuit-path and floating-node verification of analog circuits in power-down mode. InInternational conference synthesis, modeling, analysis and simulation methods and applications to circuit design (SMACD).
2. Schlunder, C. et al. (2003). On the degradation of p-MOSFETs in analog and RF circuits under inhomogeneous negative bias temperature stress. In 12th IEEE international workshop on cellular nanoscale networks and their application, March, pp. 5–10.
3. Blieck, S., & Janssens, E. (1996). Software check for power-down mode of analog circuits. In European solid-state circuits Conference (ESSCIRC), September, pp. 404–407.
4. Maricau, E., & Gielen, G. (2011). Transistor aging-induced degradation of analog circuits: Impact analysis and design guidelines. In European Solid-State Circuits Conference (ESSCIRC), September, pp. 243–246.
5. Chouard, F. et al. (2011). An analog perspective on device reliability in 32 nm high-k metal gate technology. In Design and Diagnostics of Electron. Circuits System (DDECS), April, pp. 65–70.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25
2. Analog Power-Down Synthesis;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2017-12