1. Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.-J., Bokor, J., & Hu, C. (2000). FinFET—A self-aligned double-gate MOSFET scalable to 20 nm. IEEE Transactions on Electron Devices, 47(12), 2320–2325.
2. Chau, R., Doyle, B., & Datta, S. (2003). Silicon nano-transistors for logic applications. Physical Review Letters, 19(1–2), 1–5.
3. Doyle, B. S., Datta, S., & Chau, R. (2003). High performance fully-depleted Tri-gate CMOS transistors. IEEE Electron Device Letters, 24(4), 263–265.
4. Yang, F.-L., Chen, H.-Y., Chen, F.-C., Huang, C.-C., Chang, C.-Y., Chiu, H.-K., Lee, C.-C., Chen, C.-C., Huang, H.-T., Chen, C.-J., Tao, H.-J., Yeo, Y.-C., Liang, M.-S., & Hu, C. (2002). 25 nm CMOS Omega FETs. In IEDM Technical Digest (pp. 255–258).
5. Kim, D. H., et al. (2001). Single electron transistors with sidewall depletion gates on a silicon-on-insulator quantum wire. In Device Research Conference (pp. 133–134).