1. Maneatis, J. G. (2004). Selecting PLLs for ASIC applications requires tradeoffs. 2004 FSA semiconductor IP workshop, October 7, 2004.
2. Fischette D. (2004) Practical phase-locked loop design. IEEE Journal of Solid-State Circuits Tutorial. http://www.delroy.com/pll , 2004.
3. Savoj, J., & Razavi, B. (2001). High-speed CMOS circuits for optical receivers. Boston: Kluwer.
4. Razavi, B. (2003). Design of integrated circuits for optical communications. New York: McGraw-Hill.
5. Hsieh, M.-T., & Sobelman, G. E. (2008). Architectures for multi-gigabit wire-linked clock and data recovery. IEEE Circuits and Systems Magazine, 8(4), 45–57.