1. Iwai, T., Kobayaski, K., & Nokasha, Y. (2000). 42% high efficiency two-stage HBT power amplifier MMIC for WCDMA celluler phone system. IEEE MTTS Digest, pp. 869–872.
2. Reynaert, P., & Steyaert, M. S. J. (2007). A 2.45-GHz 0.13 μm CMOS PA with parallel amplification. IEEE Journal of Solid-State Circuits, 42(3), 551–562.
3. Haldi, P., Chowdhury, D., Liu, G., & Niknejad, A. M. (2007). A 5.8 GHz linear power amplifier in a standard 90 nm CMOS process using a 1 V power supply (pp. 431–434). Honolulu, Hawaii: RFIC.
4. Fritzin, J., Johansson, T., & Alvandpour, A. (2008). Impedance matching techniques in 65 nm CMOS power amplifiers for 2.4 GHz 802.11n WLAN. In EuMC08, Amsterdam, Netherland, October 2008, pp. 1207–1210.
5. Wang, P. C., Huang, K. Y., Kuo, Y. F., Huang, M. C., Lu, C. H., Chen, T. M., Chuang, C. J., Chan, K. U., Yeh, T. H., Wang, W. S., Lin, Y. H., & Lee, C. C. (2008). A 2.4-GHz +25dBm P-1 dB linear power amplifier with dynamic bias control in a 65-nm CMOS process. In ESSCIRC08, Edinburgh, September 2008, pp. 490–493.