1. Chen, F., & Leung, B. (1997). A 0.25 mW low-pass passive sigma-delta modulator with built-in mixer for a 10 MHz IF Input. IEEE Solid-State Circuits, 32(6), 774–782.
2. Chen Ramaswamy, F. S., & Bakkaloglu, B. (2003). A 1.5 V 1 mA 80 dB passive ΣΔ ADC in 0.13 μm digital CMOS process. IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Vol. 1, pp. 32–33).
3. Song, T., & Yan, S. (2006). A low power 1.1 MHz CMOS continuous-time delta-sigma modulator with active–passive loop filters. IEEE International Symposium on Circuits and Systems (pp. 4423–4426).
4. Song, T., Yan, S., & Cao, Z. (2008). A 2.7-mW 2-MHz continuous-time modulator with a hybrid active–passive loop filter. IEEE Journal of Solid-State Circuits, 43(2), 330–341.
5. Wang, F., Meng, Q., & Liang, Y. (2005). A 1.8 V, 14.5 mW 2nd order passive wideband sigma-delta modulator. International conference on communications, circuits and systems. Vol. II. Signal processing, computational intelligence, circuits and systems (Vol. 2, p. 1105).