Analysis of strong-arm comparator with auxiliary pair for offset calibration-Reference-Cited by-同舟云学术

Analysis of strong-arm comparator with auxiliary pair for offset calibration

Published:2022-01-24 Issue:3 Volume:110 Page:535-546
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Li Shuowei^ORCID,Xu Zule,Iizuka Tetsuya

Abstract

AbstractThis paper analyzes the principle of the input-referred off calibration using the auxiliary pair for Strong-Arm comparator as well as its impact from the additional common-mode current and parasitic capacitance on the input-referred noise, offset, and decision time in detail. The comparison with the simulation results demonstrates the accurate prediction with the proposed analysis. This paper also discusses the design guideline to optimize the Strong-Arm comparator with the auxiliary pair for offset calibration.

Funder

Adaptable and Seamless Technology Transfer Program through Target-Driven R and D

Japan Society for the Promotion of Science

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

https://link.springer.com/content/pdf/10.1007/s10470-022-01992-6.pdf

Reference17 articles.

1. Pernillo, J., & Flynn, M. (2011). A 1.5-GS/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS. IEEE Transactions On Circuits And Systems II: Express Briefs, 58(12), 837–841. https://doi.org/10.1109/tcsii.2011.2168020

2. Proesel, J., Keskin, G., Plouchart, J., & Pileggi, L. (2010). An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection. In: Custom Integrated Circuits Conference 2010. https://doi.org/10.1109/cicc.2010.5617410

3. Keskin, G., Proesel, J., Plouchart, J., & Pileggi, L. (2011). Exploiting combinatorial redundancy for offset calibration in flash ADCs. IEEE Journal Of Solid-State Circuits, 46(8), 1904–1918. https://doi.org/10.1109/jssc.2011.2157255.

4. Okazawa, T., Kawano, T., Ishida, M., & Akita, I. (2015). Digitally calibrated dynamic latched comparator with stochastic offset voltage detection technique for low-power ADCs. In: Extended Abstracts Of The 2015 International Conference On Solid State Devices And Materials. https://doi.org/10.7567/ssdm.2015.f-6-3

5. Xu, H., & Abidi, A. (2019). Analysis and design of regenerative comparators for low offset and noise. IEEE Transactions On Circuits And Systems I: Regular Papers, 66(8), 2817–2830. https://doi.org/10.1109/tcsi.2019.2909032.